"Influence of the dislocation density on the performance of heteroepitaxial indium phosphide solar cells," IEEE Trans. Electron Devices, vol. 40, pp. 1928Devices, vol. 40, pp. -1934Devices, vol. 40, pp. , 1993 Abstract-An interface trap assisted tunneling mechanism which includes hole tunneling from interface traps to the valence band and electron tunneling from interface traps to the conduction band is presented to model the drain leakage current in a 0.5 p m LATID N-MOSFET. In experiment, the interface traps were generated by hot carrier stress. The increased drain leakage current due to the band-trap-band tunneling can be adequately described by an analytical expression of AId = ilexp(-B,t/F) with a value of B,t of 13 MV/cm, which is much lower than that (36 MVkm) of direct band-to-band tunneling.
I. INTRODUCTION
Gate-induced drain leakage (GIDL) current which is attributed to direct band-to-band tunneling has been recognized as .a major drain leakage mechanism in off-state MOSFET's [l] , [2] . Recently, the effect of hot camer stress generated interface traps on the GIDL current has received considerable interest since it may impose a limiting factor on the scaling of a MOSFET. Various characterization and modeling techniques have been proposed to study the interace trap effects [3]-[SI. Hori characterized the additional drain leakage current at a low drain-to-gate bias by assuming a band-to-defect tunneling mechanism [6] . In his model, electrons are thermally excited from the valence band to interface traps, followed Manuscript received March 14, 1994; revised July 6, 1994 . The review of this brief was arranged by Associate Editor K. Shenai. This work was supported in part by the National Science Council, ROC, under Contract NSC81-0404-E-009-106 and in part by the Electronics Research Service Organization, ITRI, ROC, under Contract E83014.
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by tunneling into the conduction band. However, as the drain-togate bias increases, significant band-bending causes the quasi-Fermi level much below interface traps. Thermal excitation is no longer a dominant mechanism responsible for electron occupation in interface traps. Here, we develop an interface trap assisted two-step tunneling model to evaluate the trap effect on the drain leakage current in A 0.5 pm LATID MOSFET was fabricated. The increased drain leakage current after hot camer stress was measured to compare the model. N-MOSFET's.
INTERFACE TRAP ASSISTED TUNNELING MODEL
The schematic energy band diagram in the gate-to-drain overlap region, including hot camer stress generated interface traps, is shown in Fig. 1 . Due to a large lateral field in the channel (.r direction), the interface states may have a chance to become negatively charged by emitting a hole into the valence band via quantum mechanical tunneling (step 1). In the same way, the interface states exchange the negative charge to the conduction band via electron tunneling (step 2). Thus a leakage current path resulting from a two-step tunneling process is established even in the absence of thermal excitation. In order to derive an analytical expression for the trap assisted tunneling current, we assume that electric fields in both .r-direction and ydirection are constant in tunneling. In a steady state, the electron occupation factor of interface traps f , is equated below for the number of trapped electrons remains constant [7] ;
where TtL( E ) and T* ( E ) are time constants for hole and electron tunneling through trap states with energy E . Fl is the lateral field and F is the vector sum of the lateral and vertical fields. TO^ and TO, are effective carrier transit times in the valence band and in the conduction band. For simplicity, we use m,, = nip = 0.2~170 and TO<. = T O < . It should be pointed out that hole tunneling is strictly restricted to the r-direction under a large negative gate bias from the viewpoint of energy conservation. In other words, only the lateral field can enhance the hole tunneling rate. Thus
Fl is involved in the expression of T !~ while a total field F is used in T,. For F1 < F , the lateral field plays a dominant role in the current tunneling model.
Once the electron occupation factor f, is obtained, the additional leakage current via the band-trap-band tunneling is derived:
where AAV,, is the interface trap density generated during hot carrier stress. From (2), TI, and T~ vary exponentially with E''2. The integrand in (3) 
a maximum at T , & ( E ) = T , ( E ) .
Therefore, the integral can be simplified as follows:
and where Et is the trap level which is most effective in the trap-assisted tunneling process. Since T has a function form of e
x p ( B i t ( E t ) / F ) ,
the interface trap induced drain leakage current can be adequately described by an analytical expression 
Iv. RESULTS AND DISCUSSION
The electric field distributions along the interface in both .r and y directions are calculated from a two-dimensional device simulation in Fig. 2 at a drain bias of 8 V and a gate bias of -3 V. The spatial distribution of the interface traps calculated from a numerical simulation [9] is also shown in the figure. Note that the lateral field is much higher than the vertical field in the region of the interface traps in the current device structure. In this condition, FI is close to F and El in (5) is about ( E , , + E,.)/2, which indicates that mid-bandgap traps are most effective in the tunneling process in the measured device. As a result, a theoretical lower limit of (h = [ 101) of the GIDL current due to direct band-to-band tunneling. The measured and calculated additional drain leakage currents after hot carrier stress are compared in Fig. 3 with a stress time of 500 s. The drain biases are 7 V and 8 V in the measurement. In the calculation, (6) is used with a D,, value of 13 MV/cm. The electric field F at each bias point is obtained from a 2D device simulation. Good agreement between the measured and the calculated results is achieved with A as a fitting parameter.
In conclusion, we have developed an interface trap assisted tunneling model to describe the increased drain leakage current in a 0.5 krm LATID MOSFET after hot carrier stress. Our model is confirmed by a good agreement between the measured data and the predicted dependence of the trap-assisted tunneling current on the gate and drain voltages.
Nonuniform Reverse-Breakdown Characteristics of n+-Diodes Fabricated by LOCOS and Trench Isolation

Takashi Ohzone and Hideyuki Iwata
Abstract-Light emission-intensity profiles, images and nonuniform photon counts from reverse biased nf-diode fabricated by LOCOS and trench isolation are measured. Both spatial fluctuations of the emission profiles and nonuniform photon counts are relatively larger in trenchisolated diodes than those in LOCOS-isolated ones, and decrease as the reverse current increases.
I. INTRODUCTION
For fabricating high-quality and high-yield LSI's, reverse breakdown of a diode must be sufficiently uniform at applied voltages much higher than the operation voltage. The reverse breakdown typically occurs at the junction periphery adjoining the isolation edge where the electric-field becomes higher than that of the plain junction region. The total length of the junction periphery becomes longer as the packing density of LSI's increases higher because the device size is scaled down and the number of devices increases rapidly. Consequently, a detailed analysis of the breakdown characteristics at the periphery is useful to develop the fabrication process as well as to improve the yield of LSI's. Although ,electrical measurements cannot distinguish weak or degraded points of the diode, they have been commonly used for a high-sensitivity analysis of the diode characteristics. Recently, a light emission microscope has been used for failure analysis of CMOS devices, for weak spot analysis of the diodes [ I ] and for reliability analysis [2] .
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IEEE Log Number 9405947. and nonuniform photon counts from four sides of peripheries in reverse-breakdown n+-diodes with LOCOS 'and trench isolation fabricated in six-inch wafers are discussed [3] .
EXPERIMENTS
Light emission characteristics of the reverse-breakdown n+-diode are measured by using the light emission microscope [3] . For measuring light emission characteristics from reverse-biased junction peripheries, an n+-diode of 90 x 90pm2 with four contacts at each comer is used as a test device for supplying uniform reverse biasvoltage to four sides of the peripheries. The substrate is 1 x 10'' cn-' p-type silicon and the junction depth of n+-diodes formed by Asimplantation is 0.20 pm. LOCOS isolation has 0.6 pm thick field oxide under which a channel stop doping of about 4 x 10l6 c111c3 is formed to a depth of 0.45 pm. For trench-isolated diodes, shallow vertical trenches of 0.5pm depth are etched in the substrate, and boron ions are implanted into the trench sidewalls as a channel stop by using the tilt-angle four-times rotating implantation method [4] . Reverse-breakdown voltages of LOCOS and trench isolated 11'-diodes are about 22 V and 8 V, respectively, as shown in Fig. 1 .
A superimposed micrograph of a reflected image and a light emission image from a reverse-breakdown nf -diode with LOCOSisolation is shown in Fig. 2(a) . Reverse voltage (bh) is applied to four comer pads of the square n+-diode. Emission areas are localized along four peripheries of the n+-diode. Emission images from four sides of the diode peripheries are shown in Fig. 2(b) -(d) for reverse current ( I R ) of 4, 10, and 40 mA, respectively. Emission intensities from each side are quite different at low current levels, but the intensities become uniform as the current increases. A rectangle surrounded by a dotted line as seen in Fig. 2(b)-(d) shows an integrated area of total photon counts from one side of the periphery labeled "c." Fig. 3 shows (a) normalized photoemission-intensity profiles without an optical filter along a periphery "c" of LOCOS-isolated 11'-diode for various reverse currents ranging from 2 to 10 mA, and (b) their emission images for two current levels of 2 and 10 mA. The emission-intensity profiles are measured along a linear slice of each image on which the maximum photon count is observed, and the slice is parallel to the periphery. The maximum photon count is nearly proportional to I K as reported before 
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